



# HARDWARE-EFFICIENT MACHINE LEARNING DESIGNING ACROSS THE CIRCUIT-ARCHITECTURE-ALGORITHM

STACK

 $\square$ 

3 - 5 June 2019

#### **ABOUT THE COURSE**

Machine Learning is rapidly gaining importance. Due to the advance in computational power more and more applications for machine learning and deep learning systems are becoming reality and are increasingly deployed into embedded, resourceconstrained devices. This puts stringent requirements on electronic and integrated system design. In this course we will focus on the hardware-efficient implementation of machine learning, more specifically deep neural networks. It will become clear that a truly efficient design, optimized across the complete circuit / architecture / algorithmic level design space. The course will go in depth on all these aspects.

#### WHO SHOULD ATTEND

Engineers, IC designers and engineering manager who are interested on the hardware implementation of machine learning and deep learning systems should follow this course. Furthermore, this course is of great interest to people who work on the software implementation of machine learning and artificial intelligence algorithms, and want to understand the implications of algorithmic choices within a complete embedded system.i

#### **COURSE OBJECTIVES**

In this 3 day program the participant will learn about:

- Deep learning concepts and algorithm-driven efficiency enhancement techniques
- Processor and datapath architectures for neural network execution
- Exploiting mixed-signal processing for machine learning
- Exploiting in-memory computations and emerging memory devices for machine learning
- Cross-layer dataflow optimizations across algorithms architecture - circuits

#### **REQUIRED BACKGROUND KNOWLEDGE**

Some knowledge in CMOS technology, analog and digital IC design and signal processing is required to follow this course..

#### **LECTURING TEAM**

Professor Marian Verhelst, KU Leuven, Belgium Professor Boris Murmann, Stanford, USA

**imec academy** Kapeldreef 75 BE-3001 Leuven +32 16 28 12 50 www.imecacademy.beacademy@imec.be



#### **DEEP LEARNING ALGORITHMS AND PROCESSOR BASICS**

#### 1. General overview on the history of machine learning, neural networks and deep learning

- from neural networks to deep neural networks
- from training to inference
- applications

#### 2. Trends in neural network topologies

- Basic concepts of deep neural networks
- Classes and evolution of deep neural networks
- Algorithmic efficiency enhancement techniques

#### 3. Processor architectures for deep neural networks

- Basic processor components
- Efficiency enhancement techniques exploiting sparsity
- Efficiency enhancement techniques exploiting reduced and variable precision processing
- Illustrations with various recent chips from the international state-of-the-art

### 

	TUE 4.06.19	EXPLOITING MIXED-SIGNAL AND WITHIN-MEMORY COMPUTATION
		<ol> <li>Exploiting mixed-signal processing for machine learning</li> <li>Benchmarking of analog versus digital computing</li> <li>Mixed-signal circuits for hand-crafted classifiers</li> <li>Mixed-signal circuits for deep neural networks</li> </ol>
		<ul> <li>2. Exploiting in-memory processing for machine learningBasic concepts of deep neural networks</li> <li>In-memory computing using SRAM</li> <li>In-memory computing using RRAM</li> </ul>
<u>++</u>	WED 5.06.19	OPTIMIZING ACROSS THE COMPLETE ALGORITHMS - ARCHITECTURE – CIRCUITS STACK
		1. The impact of data flow on system efficiency
		<ul> <li>Parameters impacting processor efficiency</li> <li>Data flow impacting data reuse</li> <li>Data-flow driven processing architectures and memory achitectures</li> </ul>

#### 2. Algorithm-hardware co-optimization for energy efficient inference

- Cross-layer optimization strategy
- Bringing hardware into the loop
- 3. Discussion and wrap up, trends and outlook

### O PROFESSOR MARIAN VERHELST

່ ເກາຍເ

# **PROGRAM OVERVIEW**

# HARDWARE-EFFICIENT MACHINE LEARNING: DESIGNING ACROSS THE CIRCUIT-ARCHITECTURE-ALGORITHM STACK

# **MON 3.06.19**

9.00 - 10.30	General overview on the history of machine learning, neural networks and deep learning
10.30 - 11.00	Coffee break
11.00 - 12.30	Trends in neural network topologies
12.30 - 13.30	Lunch break
13.30 - 15.00	Processor architectures for deep neural networks
15.00 - 15.30	Coffee break
15.30 - 17.00	Processor architectures for deep neural networks (part 2)

### **TUE 4.06.19**

9.00 - 10.30	Exploiting mixed-signal processing for machine learning
10.30 - 11.00	Coffee break
11.00 - 12.30	Exploiting mixed-signal processing for machine learning (Part 2)
12.30 - 13.30	Lunch break
13.30 - 15.00	Exploiting in-memory processing for machine learning
15.00 - 15.30	Coffee break
15.30 - 17.00	Exploiting in-memory processing for machine learning (Part 2)

### **WED 5.06.19**

9.00 - 10.30	The impact of data flow on system efficiency
10.30 - 11.00	Coffee break
11.00 - 12.30	The impact of data flow on system efficiency (Part 2)
12.30 - 13.30	Lunch break
13.30 - 15.00	Algorithm-hardware co-optimization for energy efficient inference
15.00 - 15.30	Coffee break
15.30 - 17.00	Discussion and wrap-up, trends and outlook